Indexing f p r m : Integrurig ormirs, MOSFET circuits, Operationu/ rranscondu runce omplipers A highly linear MOS operational transresistance amplifier (OTRA) integrator with reduced number of capacitors and MOSFET transistors IS proposed. Only one capacitor is required for an integrator to achieve cancellation of MOSFET nonhnearities. The proposed integrator is insensitive to the effects of parasitic capacitances and can be interconnected without adding any buffers. Experimental results are given to verify the theoretical analysis.
Introduction:
The integrator is one of the most versatile building blocks, since it can be used in leapfrog and biquad filter realisations etc. Many methods for linearising the voltage-current relationship of MOSFETs have been proposed to construct integrators for realising fully integrated continuous-time filters (1 -51. To reduce the required chip area and manufacturing cost, implementation of such filters with fewer capacitors and active elements is very desirable. In this Letter, we propose a highly linear MOS OTRA integrator and compare it with the approaches of MOSFET-C integrators in [I -41.
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Fig. 1 Conventional MOSFET-C integrator
Integrator descriptions: The MOSFET-C integrator proposed by Czamul er al. is shown in Fig. 1 . Using such methods, the number of opamps can be reduced, but current sources are also required to supply bias currents. Since the input terminals of opamps are virtually grounded, the effects of parasitic capacitances can be reduced.
The MOSFET-C integrator using an OTRA is illustrated in Fig. 2 . A possible method of constructing an OTRA is shown in Fig. 3 . The terminal characteristics of an ideal OTRA can be
For MOSFETs operating in the nonsaturation region, the difference of the two currents I, and I> can be expressed in terms of the two input voltages KnI and V,"> as
Consequently. if IRml + m, the output voltage V,,, can be expressed as
Since the input terminals of an OTRA are virtually grounded, the proposed integrator will be insensitive to the effects of parasitic capacitances (C,+ and C, in Fig. 2) , and the MOSFETs in MRC block, whose input terminals are connected to ground, are redundant and can be removed (because the drain and source of the MOSFETs both connect to ground). Since only one capacitor is required for this integrator, the chip area will be reduced and the problem of capacitor mismatch is eliminated. We have used commercial IC CD4007UBE to construct the OTRA circuit shown in Fig. 3 . A third-order Chebyshev lowpass filter with a 1 dB passband ripple was then breadboarded, and the measured frequency response is shown in Fig. 4 ISCAS '88, 1988, pp. 2177-2180 ELECTRONICS LETERS 12th October 1995 Vol. Frey showed that eqn. 1 can be transformed into a set of nodal equations by using exponential mappings on the inputs and state variables.
The following mappings are assigned to obtain the nodal equations in eqn. 2: 
